Please type a plus sign (+) inside this box [+]

PTO/SB/05 (12/97)

Approved for use through 09/30/00. OMB 0651-0032 Approved for use through 09/30/00. OM

UTILITY PATENT APPLICATION TRANSMITTAL (Only for new non-provisional applications under 37 CFR 1.53(b)				
Attorney Docket No. 004860.P2438	Total Pages 2			
First Named Inventor or Application Identifier Sara Biyabani				
Express Mail Label No. <u>EL627464012US</u>				

ADDRESS TO: Assistant Commissioner for Patents Box Patent Application

		Washington, D. C. 20231
APPI	LICATI	ON ELEMENTS
See	MPEP	chapter 600 concerning utility patent application contents.
1.	Х	Fee Transmittal Form
		(Submit an original, and a duplicate for fee processing)
2.	X	Specification (Total Pages24) (preferred arrangement set forth below) - Descriptive Title of the Invention - Cross References to Related Applications - Statement Regarding Fed sponsored R & D - Reference to Microfiche Appendix - Background of the Invention - Brief Summary of the Invention - Brief Description of the Drawings (if filed) - Detailed Description - Claims - Abstract of the Disclosure
3.	_X_	_ Drawings(s) (35 USC 113) (Total Sheets <u>5</u>)
4.	_X	Oath or Declaration (Total Pages <u>5</u>)
		a. X Newly Executed (Original or Copy)
		b Copy from a Prior Application (37 CFR 1.63(d)) (for Continuation/Divisional with Box 17 completed) (Note Box 5 below)
		i. <u>DELETIONS OF INVENTOR(S)</u> Signed statement attached deleting inventor(s) named in the prior application, see 37 CFR 1.63(d)(2) and 1.33(b).
5.	_	Incorporation By Reference (useable if Box 4b is checked) The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied under Box 4b, is considered as being part of the disclosure of the accompanying application and is hereby incorporated by reference therein.
6.		Microfiche Computer Program (Appendix)
7.		Nucleotide and/or Amino Acid Sequence Submission

	à	e, all necessary) Computer Readable Copy Paper Copy (identical to computer copy)
	b	Paper Copy (identical to computer copy) Statement verifying identity of above copies
		ACCOMPANYING APPLICATION PARTS
8. 9.	_X	Assignment Papers (cover sheet & documents(s)) a. 37 CFR 3.73(b) Statement (where there is an assignee)
	<u>X</u>	b. Power of Attorney
10.		English Translation Document (if applicable)
11.		a. Information Disclosure Statement (IDS)/PTO-1449
		b. Copies of IDS Citations
12.	.	Preliminary Amendment
13.	_X	Return Receipt Postcard (MPEP 503) (Should be specifically itemized)
14.		a. Small Entity Statement(s)
		b. Statement filed in prior application, Status still proper and desired
15.		Certified Copy of Priority Document(s) (if foreign priority is claimed)
16.	Other:	Certificate of Express Mail with copy of postcard showing contents of Express Mail package.
17.		TINUING APPLICATION, check appropriate box and supply the requisite information: ntinuation Divisional Continuation-in-part (CIP) of prior application No:
18.	Corres	pondence Address
	_ Custon	ner Number or Bar Code Label
		(Insert Customer No. or Attach Bar Code Label here) or
X	_ Corres	pondence Address Below
NAM	1E <u>She</u>	ryl Sue Holloway, Reg. No. 37,850
	BLA	AKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP
ADD	RESS _	12400 Wilshire Boulevard
	_	Seventh Floor
CITY	Y Los Ana	eles STATE <u>California</u> ZIP CODE <u>90025-1026</u>
i		S.A. TELEPHONE (408) 720-8598 FAX (408) 720-9397

004860.P2438 PATENT

UNITED STATES PATENT APPLICATION

for

DECOUPLING A COLOR BUFFER FROM MAIN MEMORY

Applicants:

Sara Ruhina Biyabani

prepared by:

BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN 12400 Wilshire Boulevard Los Angeles, CA 90026-1026 (408) 720-8598

EXPRESS MAIL CERTIFICATE OF MAILING

"Express Mail" mailing label number <u>EL627464012US</u>
Date of Deposit June 7, 2000
I hereby certify that this paper or fee is being deposited with the United States Postal Service "Express Mail Post
Office to Addressee" service under 37 CFR 1.10 on the date indicated above and is addressed to the
Commissioner of Patents and Trademarks, Washington, D.C. 20231.
Michelle Begay
(Typed or printed name of person mailing paper or fee)
(Typed or printed name of person mailing paper or fee)
(Signature of person mailing paper or fee)

DECOUPLING A COLOR BUFFER FROM MAIN MEMORY

FIELD OF THE INVENTION

This invention relates generally to computer graphics, and more particularly to partitioning memory used for computer graphics.

COPYRIGHT NOTICE/PERMISSION

A portion of the disclosure of this patent document contains material which is subject to copyright protection. The copyright owner has no objection to the facsimile reproduction by anyone of the patent document or the patent disclosure as it appears in the Patent and Trademark Office patent file or records, but otherwise reserves all copyright rights whatsoever. The following notice applies to the software and data as described below and in the drawings hereto: Copyright © 1999, Apple Computer, Inc., All Rights Reserved.

BACKGROUND OF THE INVENTION

A separate video card containing a graphics chip and dedicated frame buffer memory are in common use in personal computers and workstations. Alternative architectures that integrate the functions of the graphics chip with the central processing unit (CPU), or with another standard computer component, are becoming more prevalent due to the economies of scale of manufacturing such integrated components and because the integrated design requires fewer components. Under a unified memory architecture, the graphics frame buffer memory

5

is integrated into the main memory and contributes to the total memory bandwidth required to operate the computer.

Over the years the screen resolutions have increased substantially and can place a high demand on memory bandwidth in a unified memory architecture. For example, at a resolution of 1600x1200, 32-bit color depth at 75 MHz refresh frequency, nearly 0.55 GB/s of memory bandwidth is used to simply refresh the screen. (See Table 1).

Resolution	16 bit Color Depth		24 bit Color Depth		32 bit Color Depth		Depth		
	60 Hz	75 Hz	85 Hz	60 Hz	75 Hz	85 Hz	60 Hz	75 Hz	85 Hz
640x480	35	44	50	53	66	75	70	88	100
800x600	55	69	78	82	103	117	110	137	156
1024x768	90	113	128	135	169	191	180	225	255
1280x1024	150	188	213	225	281	319	300	375	425
1600x1200	220	275	311	330	412	467	439	549	623
1920x1080	237	297	336	356	445	504	475	593	672

Table 1

Thus, reducing the main memory bandwidth consumed by graphics processing in a unified memory architecture computer would correspondingly reduce the peak bandwidth requirements for the main memory and permit the use of less expensive memory devices in the computer.

SUMMARY OF THE INVENTION

The above-mentioned shortcomings, disadvantages and problems are addressed by the present invention, which will be understood by reading and studying the following specification.

5

In a unified memory architecture computer system, memory used for a color buffer is decoupled from a main memory through operations of a memory controller. The color buffer is logically divided into address spaces for a frame-preparation memory and for a refresh memory. The address space for the frame-preparation memory is mapped to the main memory, while the address space for the refresh memory is mapped to a separate, dedicated memory. The memory controller logically connects the frame-preparation memory to a graphics subsystem, which writes data into the frame-preparation memory at a frame rate, and logically connects the refresh memory to a display device, which reads data from the refresh memory at a refresh rate. The memory controller copies data from the frame-preparation memory to the refresh memory at various intervals.

Partitioning the memory address space of the color buffer into the frame-preparation memory and the refresh memory separates the memory traffic for refreshing the display device from the traffic to the main memory, thus decoupling the color buffer from the main memory in that all of main memory is no longer required to be accessed or read at the refresh rate of the refresh memory. Instead, main memory is only accessed when building a new frame within the color buffer while the extra main memory bandwidth previously required to refresh the colors on a display device is now off-loaded to the separate refresh memory. This separation of memory address spaces results in less peak bandwidth requirements for main memory, allowing the use of less expensive memory devices, and hence a cheaper overall system solution.

5

In another aspect, the address space of the color buffer is divided into two logical buffers, with the address space of one of the buffers being mapped to the separate, dedicated memory. At any one time, one of the buffers is serving as the frame-preparation memory while the other is serving as the refresh memory. When a frame is completed in the buffer currently serving as the frame-preparation memory, the memory controller switches the functions of the buffers, making the buffer holding the completed frame the transfer memory so that the display device can be refreshed. The reduction in peak memory bandwidth requirements for main memory is proportionally reduced.

The present invention describes computer systems, methods, and computer-readable media of varying scope. In addition to the aspects and advantages of the present invention described in this summary, further aspects and advantages of the invention will become apparent by reference to the drawings and by reading the detailed description that follows.

BRIEF DESCRIPTION OF THE DRAWINGS

- FIG. 1 is a diagram of one embodiment of a computer system environment suitable for practicing the invention;
- FIG. 2 is a diagram illustrating the operation of an embodiment of the invention within a unified memory architecture for a computer system for displaying graphics;
- FIG. 3 is a diagram illustrating the operations of the unified memory architecture according to an alternate embodiment of the invention;

5

FIG. 4 is a diagram illustrating the operation of the unified memory architecture according to yet another alternate embodiment of the invention;

FIG. 5 is a flowchart of a method to be performed by a memory controller to implement the embodiments of the invention shown in FIG. 2;

FIG. 6 is a flow chart of a method to be performed by a memory controller to implement the embodiments of the invention shown in FIG. 3; and

FIG. 7 is a flowchart of a method to be performed by a memory controller to implement the embodiments of the invention shown in FIG. 4.

DETAILED DESCRIPTION OF THE INVENTION

In the following detailed description of embodiments of the invention, reference is made to the accompanying drawings in which like references indicate similar elements, and in which is shown by way of illustration specific embodiments in which the invention may be practiced. These embodiments are described in sufficient detail to enable those skilled in the art to practice the invention, and it is to be understood that other embodiments may be utilized and that logical, mechanical, electrical and other changes may be made without departing from the scope of the present invention. The following detailed description is, therefore, not to be taken in a limiting sense, and the scope of the present invention is defined only by the appended claims.

The following description of FIG. 1 is intended to provide an overview of computer hardware and other operating components suitable for implementing the invention, but is not

5

intended to limit the applicable environments. Various details provided in this description are specific to Macintosh computer systems. Note, however, that the concepts of the present invention are not limited to application to a Macintosh platform. For example, these concepts may also be applied to x86 processor based computer systems, as well as other types of computing platforms.

FIG. 1 illustrates a computer system 1 in which the present invention may be implemented. While FIG. 1 illustrates the major components of a computer system, it is not intended to represent any particular architecture or manner of interconnecting the components; such details are not germane to the present invention.

As shown, the computer system 1 of FIG. 1 includes a microprocessor 10, a read-only memory (ROM) 11, random access memory (RAM) 12, each connected to a bus system 18. The bus system 18 may include one or more buses connected to each other through various bridges, controllers and/or adapters, such as are well-known in the art. For example, the bus system may include a "system bus" that is connected through an adapter to one or more expansion buses, such as a Peripheral Component Interconnect (PCI) bus, or the like. Also connected to the bus system 18 are a mass storage device 13, a display device 14, a keyboard 15, a pointing device 16, a communication device 17, and non-volatile RAM (NVRAM) 20. A cache memory 19 is connected to the microprocessor 10.

Microprocessor 10 may be any device capable of executing software instructions and controlling operation of the computer system, such as a PowerPC processor, for example, or an x86 class microprocessor. ROM 11 may be a non-programmable ROM, or it may be a

5

programmable ROM (PROM), such as electrically erasable PROM (EEPROM), Flash memory, etc.

Mass storage device 13 may include any device for storing suitably large volumes of data, such as a magnetic disk or tape, magneto-optical (MO) storage device, or any variety of Digital Versatile Disk (DVD) or compact disk ROM (CD-ROM) storage. The data is often written, by a direct memory access process, into RAM 12 during execution of software in the computer system 1. One of skill in the art will immediately recognize that the term "computer-readable medium" includes any type of storage device that is accessible by the microprocessor 10.

Display device 14 may be any device suitable for displaying alphanumeric, graphical and/or video data to a user, such as a cathode ray tube (CRT), a liquid crystal display (LCD), or the like, and associated controllers. Pointing device 16 may be any device suitable for enabling a user to position a cursor or pointer on display device 14, such as a mouse, trackball, touchpad, stylus with light pen, voice recognition hardware and/or software, etc.

Communication device 17 may be any device suitable for or enabling the computer system 1 to communicate data with a remote processing system over a communication link, such as a conventional telephone modem, a cable television modem, an Integrated Services Digital Network (ISDN) adapter, a Digital Subscriber Line (xDSL) adapter, a network interface card (NIC), an Ethernet adapter, a wireless transmitter/receiver, etc.

It will be appreciated that the computer system 1 is one example of many possible computer systems which have different architectures. The computer system of FIG. 1 may be,

5

for example, an Apple Macintosh computer, such as an Apple iMac computer. FIG. 1 is also illustrative of personal computers based on an Intel microprocessor. Such personal computer often have multiple buses, one of which can be considered to be a peripheral bus. Network computers are another type of computer system that can be used with the present invention.

Network computers do not usually include a hard disk or other mass storage, and the executable programs are loaded from a network connection into the RAM 12 for execution by the microprocessor 10. A Web TV system, which is known in the art, is also considered to be a computer system according to the present invention, but it may lack some of the features shown in FIG. 1, such as certain input or output devices. A typical computer system will usually include at least a processor, memory, and a bus connecting the memory to the processor.

Furthermore, one of skill in the art will immediately appreciate that the invention can be practiced with other computer system configurations, including hand-held devices, multiprocessor systems, microprocessor-based or programmable consumer electronics, network PCs, minicomputers, mainframe computers, and the like. The invention can also be practiced in distributed computing environments where tasks are performed by remote processing devices that are linked through a communications network.

It will be apparent from this description that aspects of the present invention may be embodied, at least in part, in software. That is, the technique may be carried out in a computer system in response to its microprocessor executing sequences of instructions contained in a memory, such as ROM 11, RAM 12, mass storage device 13, cache 19, or a remote storage

5

device. In various embodiments, hardwired circuitry may be used in place of, or in combination with, software instructions to implement the present invention. Thus, the technique is not limited to any specific combination of hardware circuitry and software, nor to any particular source for the instructions executed by a computer system.

In addition, throughout this description, various functions and operations are described as being performed by or caused by software code (or other similar phrasing) to simplify description. However, those skilled in the art will recognize that what is meant by such expressions is that the functions result from execution of the code by a processor, such as microprocessor 10.

It will also be appreciated that the computer system 1 is controlled by operating system (OS) software which includes a file management system, such as a disk operating system, which is part of the operating system software. The file management system is typically stored in the mass storage 13 and causes the microprocessor 10 to execute the various acts required by the operating system to input and output data and to store data in memory, including storing files on the mass storage 13.

The operation of one embodiment of the invention within a computer, such as computer 1 in FIG. 1, is described next with reference to FIG. 2. A unified memory architecture for a computer 200 contains a main memory 203, such as RAM 12 in FIG. 1, that is managed by a memory controller 201. The memory controller logically partitions the address space of main memory 203 into video memory for use by a graphics subsystem 209 and processor memory for use by a central processing unit (CPU) 221. The graphics

5

subsystem 209 is integrated with the memory controller 201 and includes a video engine 211, a two-dimensional engine 213 and a three-dimensional engine 215 but the invention is not so limited. Processor bus 223 and input/output bus 225 connect together the CPU 221, graphics subsystem 209, memory controller 201, and various peripheral devices (not shown).

As is conventional, the address space of the video memory is logically divided into several types of buffers, including a frame buffer which is further subdivided into buffers that handle various attributes of a frame, such as color buffer 204. In the present invention, the memory controller 207 logically partitions the address space of the color buffer 204 into a frame-preparation memory 205 and a refresh memory 207. The address space of the frame-preparation memory 205 is mapped to the main memory 203, while the address space of the refresh memory 207 is mapped to a separate, dedicated memory.

The frame-preparation memory 205 is logically connected to the graphics subsystem 209 to hold one or more frames of color data as the frames are being prepared for display by the various engines 211, 213, 215. Data is written into the frame-preparation memory 205 by the graphics subsystem 209 at a frame rate, which is a function of the application load and the capacity of the graphics subsystem 209 and various graphics software drivers.

When a frame of color data is completed and ready for display, the memory controller 201 transfers the frame to the refresh memory 207, where it is converted from digital to analog format by DAC 217 and displayed on display device 219. The front or visible color data is read out of the refresh memory 207 by the DAC 217 at a rate that will support the refresh rate

5

of the display device 219, which is a function of the color depth (or color resolution) of the color buffer and the screen resolution and the refresh frequency of the display device 219.

Partitioning the memory address space of the color buffer into the frame-preparation memory 205 and the refresh memory 207 decouples the color buffer from main memory by directing the memory traffic necessary to refresh the display device 219 to the separate, dedicated memory instead of to the main memory. The only color data directed to the main memory 203 is for the purpose of forming of a new frame in frame-preparation memory 205 and the extra bandwidth previously required to refresh the display device 219 is now off-loaded to the separate refresh memory 207. Important change since the bandwidth for refresh rate is actually less than the bandwidth for frame formation. Thus, the overall bandwidth requirement of the main memory 203 for graphics operations are reduced by the amount of bandwidth required to sustain the refresh rate of the display device 219.

It should be noted that the partitioning scheme of the present invention is distinct from the well-known technique of "double-buffering," in which two color buffers reside in the main memory. The present invention neither requires nor excludes double-buffering. In cases where double-buffering of the color buffer is desired, in one embodiment, the present invention specifies that the currently-designated active ("front") color buffer be copied over to the refresh memory. When the color buffer is not double-buffered, the sole color buffer is copied over to the refresh memory at the completion of the frame formation.

FIG. 3 illustrates an alternate embodiment of the invention in which a memory controller 301 partitions the address space of a color buffer 303 into three parts, the refresh

5

memory 309 and two logical buffers 305, 307. As before, the address space of the refresh memory 309 is mapped to a separate, dedicated memory, while the address spaces for the two logical buffers 305, 307 are mapped to main memory. The DAC 311 is directly connected to the refresh memory 309 as was previously described in conjunction with FIG. 2.

At any given point in time, one of the two logical buffers, e.g. buffer1 305, is acting as the frame-preparation memory. The other buffer, e.g. buffer2 307, is being used as a transfer memory and holds a completed frame of color data. The frame in the transfer memory is copied to the refresh memory 309 for display on the display device 312. When the color data in the buffer1 305 is ready for display, the memory controller 301 switches to using the other buffer, e.g. buffer2 307, as the frame-preparation memory so that buffer1 305 now functions as the transfer memory. While the next frame is being readied in the buffer2 307, the completed frame in buffer1 305 (serving as the transfer memory) is copied to the refresh memory 309. When the frame in buffer2 307 is completed, the memory controller 301 switches the functions of the buffers 307, 309 again. In this embodiment, the memory controller 301 can immediately begin building a new frame of color data without having to wait for the frame to be copied from the frame-preparation memory into the refresh memory as in the embodiment illustrated in FIG. 2.

FIG. 4 illustrates another alternate embodiment in which a memory controller 401 partitions the address space of a color buffer 402 into two logical buffers 403, 405 and maps only one, e.g. refresh memory 405, to a dedicated, separate memory. The memory controller 401 alternates the functions of the frame-preparation memory and the refresh memory

5

between the two logical buffers 403, 405. Because the dedicated, separate memory alternates between acting as the refresh memory and as the frame-preparation memory, there cannot be a permanent, direct connection between the DAC 407 and the dedicated, separate memory as in the previous embodiments. Instead the DAC 407 is directly connected to whichever of the two buffers is currently serving as the refresh memory (shown as dashed lines in FIG. 4).

Assume for purposes of illustration that buffer1 403 is currently serving as the frame-preparation memory, while buffer2 405 is serving as the refresh memory. When a frame is ready for display in the buffer1 403, the memory controller 401 directly connects buffer1 403 to the DAC 407. The memory controller 401 begins using buffer2 405, i.e., the buffer that was previously serving as the refresh memory, as the frame-preparation memory. When the next frame of color data is complete in buffer2 405, the memory controller 401 directly connects the buffer2 405 to the DAC 407 to serve as the transfer memory and switches back to using buffer1 403 as the frame-preparation memory. As with the embodiment illustrated in FIG. 3, the memory controller 401 does not have to wait for the completed frame of color data to be copied from the frame-preparation memory into the refresh memory before building a new frame.

Although the embodiments of the invention described above are suitable for use with two-dimensional graphics subsystems in any computer system, they are especially applicable for use with three-dimensional graphics subsystems in computer systems in which main memory bandwidth is limited, such as a computer that utilizes a unified memory architecture. Additionally, the embodiments are easily implemented according to a three-dimensional

graphics standard, such as OpenGL published by The OpenGL Architecture Review Board and available as version 1.2.1 at time of filing from the "opengl.org" web site. In particular, the frame-preparation memory and refresh memory correspond to the back and front color buffers, respectively, as defined in the OpenGL standard.

5

The particular methods to be performed by a memory controller programmed to support the embodiments of the invention are next described in terms of computer firmware with reference to a series of flowcharts. The methods to be performed by the memory controller can constitute executable instructions that are added to existing firmware for the controller or the methods can be implemented as hardware structures. Describing the methods by reference to a flowchart enables one skilled in the art to develop such instructions or structures that carry out the methods on suitable memory controllers. As no one type of memory controller is required, it will be appreciated that a variety of firmware instruction sets or hardware structures may be used to implement the teachings of the invention as described herein. Furthermore, it is common in the art to speak of firmware instructions, in one form or another, as taking an action or causing a result. Such expressions are merely a shorthand way of saying that execution of the firmware by a memory controller causes the controller to perform an action or produce a result. The existing firmware or hardware structures in the memory controller is assumed to provide an interface between the graphics subsystem and the portions of the main memory used by the graphics subsystem as is conventional and such operations are not illustrated.

5

Referring first to FIG. 5, a method 500 causes a memory controller to perform the operations for the embodiment of the invention illustrated in FIG. 2. The method 500 partitions the main memory address space for the color buffer into the frame-preparation memory and the refresh memory and this information is communicated to the portion of the controller that actually prepares the frame of color data (block 501). The process represented at block 501 also maps the refresh memory address space to the dedicated, separate memory that is directly connected to the DAC. The method 500 monitors the writing of the color data into the frame-preparation memory to determine when a frame of color is ready for display (block 503). The completed frame is then copied into the refresh memory (block 505) for transfer to the DAC. When the copying is complete, the frame-preparation memory can be used to prepare the next frame of color data (block 507). In a further embodiment, the method 500 copies portions of the color data for the frame from the frame-preparation memory into the refresh memory at pre-determined intervals before the entire frame is ready. Although not illustrated, the modifications to the method 500 necessary to implement such an embodiment will be readily apparent to one skilled in the art.

Turning now to FIG. 6, a method 600 causes a memory controller to perform the operations required by the embodiment shown in FIG. 3. The method 600 partitions the main memory address space for the color buffer into the two logical buffers and the refresh memory (block 601). As before, part of the process represented at block 601 maps the refresh memory address space to the dedicated, separate memory that is directly connected to the DAC. One of the buffers is temporarily designated as the frame-preparation memory, the other as the

5

transfer memory, and the buffer designated as frame-preparation memory is directly connected to a graphics subsystem (block 603). When a frame of color data is ready for display (block 605), the method 600 breaks the direct connection between the graphics subsystem and the buffer currently serving as the frame-preparation memory and establishes a direct connection between the graphics subsystem and the buffer currently serving as the transfer memory, thus switching the logical buffer designations (block 607). The buffer holding the just-completed frame of color data now functions as the transfer memory to copy the color data to the refresh memory (block 609). It will be appreciated that the monitoring of the frame-preparation memory is accomplished while the copy operation represented by block 609 is performed although not shown in FIG. 6 for ease in illustration.

FIG. 7 illustrates a method 700 that causes a memory controller to perform the operations for the embodiment of the invention shown in FIG. 4. The method 700 partitions the main memory address space for the color buffers into two buffers and maps one of the buffers to the separate, dedicated memory (block 701). As described above, the DAC is not permanently connected to the separate, dedicated memory in this embodiment. One of the buffers is temporarily designated as the frame-preparation memory, the other as the refresh memory, and directly connected to the graphics subsystem and the DAC, respectively (block 703). When the color data in the frame-preparation memory is ready for display (block 705), the method 700 directly connects the DAC to the buffer holding the completed frame while directly connecting the graphics subsystem to the other buffer (block 707). The buffer now connected to the DAC becomes the refresh memory and the buffer now connected to the

graphics subsystem becomes the frame-preparation memory, thus switching the buffer designations.

The decoupling of a color buffer from main memory in a unified memory architecture has been described. Although specific embodiments have been illustrated and described herein, it will be appreciated by those of ordinary skill in the art that any arrangement which is calculated to achieve the same purpose may be substituted for the specific embodiments shown. This application is intended to cover any adaptations or variations of the present invention.

For example, those of ordinary skill within the art will appreciate that one or more physical memory devices that make up main memory can serve as the separate, dedicated memory and only those memory devices must be capable of handling the extra refresh bandwidth. Furthermore, those of ordinary skill within the art will appreciate that the memory devices used as the main memory can be standard memory devices possessing no special characteristics other than those imposed by the overall architecture of the computer.

The terminology used in this application with respect to unified memory architectures is meant to include all environments in which main memory is shared, in some fashion, between the CPU and graphics processor. Therefore, it is manifestly intended that this invention be limited only by the following claims and equivalents thereof.

CLAIMS

What is claimed is:

3

5

6

7

8

10

2

1

1

2

3

1

1

2

9

ij. 1

IJ 1

1	1.	A unified memory architecture that decouples a color buffer from a main memory
2	in a c	computer, the architecture comprising:

a memory controller connected to the main memory, the memory controller
operable for partitioning an address space for the color buffer in main memory into two
logical buffers, operable for designating one logical buffer as a frame-preparation
memory and one logical buffer as a refresh memory, operable for connecting the frame-
preparation memory to a graphics subsystem and operable for connecting the refresh
memory to a display device, wherein color data is written into the frame-preparation
memory at a frame rate and read from the refresh memory at a rate that supports a refresh
rate of the display device.

2. The unified memory architecture of claim 1, wherein the refresh memory is mapped into a dedicated memory separate from the main memory.

3. The unified memory architecture of claim 1, wherein the memory controller is further operable for copying the color data from the frame-preparation memory to the refresh memory.

The unified memory architecture of claim 3, wherein the memory controller 4. copies the color data at pre-determined intervals.

5. The unified memory architecture of claim 3, wherein the memory controller copies the color data when an entire frame of color data is ready for display.

1

1

1

- 1 6. The unified memory architecture of claim 1, wherein the memory controller is
- 2 further operable for further partitioning the address space for the color buffer into a third
- 3 logical buffer, for designating the third logical buffer as a transfer memory, and for
- 4 copying the color data from the transfer memory to the refresh memory.

- 1 7. The unified memory architecture of claim 6, wherein the memory controller is
- 2 further operable for disconnecting the logical buffer currently designated as the frame-
- 3 preparation memory from the graphics subsystem, and connecting the logical buffer
- 4 currently designated as the transfer memory to the graphics subsystem to switch the
- 5 designations of the logical buffers.

1

1

- 8. The unified memory architecture of claim 7, wherein the memory controller
- 2 switches the designations of the logical buffers when an entire frame of color data is
- 3 ready for display in the logical buffer currently designated as the frame-preparation
- 4 memory.

1

1

- 9. The unified memory architecture of claim 1, wherein the memory controller is
- 2 operable for connecting the logical buffer currently designated as the frame-preparation
- 3 memory to the display device and the logical buffer currently designated as the refresh
- 4 memory to the graphics subsystem to switch the designations of the logical buffers.

- 10. A method of decoupling a color buffer from a main memory in a computer
- 2 comprising:
- 3 partitioning an address space for the color buffer in the main memory into first
- 4 and second logical buffers;

100
IJ
ı.
ij.
nų.
53
[
121
الم الم
=
-=

5		designating the first logical buffer as a refresh memory and designating the second
6	logic	al buffer as a frame-preparation memory;
7		writing color data into the frame-preparation memory at a frame rate;
8		copying the color data from the frame-preparation memory to the refresh memory;
9	and	
10		reading the color data from the refresh memory at a rate that supports a refresh
11	rate o	of a display device.
1		
1	11.	The method of claim 10, further comprising:
2		mapping the refresh memory onto a dedicated memory separate from the main
3	memo	ory.
1		
1	12.	The method of claim 10, wherein the color data is copied from the frame-
2	prepa	ration memory to the refresh memory when an entire frame of color data is ready for
3	displa	y.
1		
1	13.	The method of claim 10, wherein the color data is copied from the frame-
2	prepa	ration memory to the refresh memory at pre-determined intervals.
1		
1	14.	The method of claim 10, further comprising:
2		further partitioning the address space of the color buffer into a third buffer;
3		designating the third buffer as a transfer memory;
4		building a first frame of color data in the frame-preparation memory;
5		switching the designation of the second buffer with the designation of the third
6	buffer	when the first frame of color data is ready for display;
7		building a second frame of color data in the frame-preparation memory; and

Ü	
in this	
E:	_
	1
	1
1	1
	_
	I
	1

8	switching the designation of the third buffer with the designation of the second
9	buffer when the second frame of color data is ready for display,
10	wherein copying the color data from the frame-preparation memory to the refresh
11	memory is accomplished by copying the color data from the buffer currently designated
12	as the transfer memory.
1	
1	15. A computer system comprising:
2	a processing unit;
3	a main memory connected to the processing unit though a system bus, the main
4	memory being partitioned into an address space for a color buffer;
5	a memory controller connected to the main memory;
6	a graphics subsystem connected to the main memory through the memory
7	controller to create a frame of color data in the color buffer at a frame rate; and
8	a display device connected to the main memory through the memory controller, to
9	display a frame of color data from the color buffer at a refresh rate,
10	wherein the memory controller decouples the color buffer from the main memory by:
11	partitioning the address space for the color buffer in main memory into
12	two logical buffers;
13	for designating one logical buffer as a frame-preparation memory and one
14	logical buffer as a refresh memory;
15	connecting the frame-preparation memory to the graphics subsystem;
16	connecting the refresh memory to the display device; and
17	copying the color data from the frame-preparation memory to the refresh
18	memory.
1	

- 1 16. The computer system of claim 15, further comprising a dedicated memory
- 2 separate from the main memory and the memory controller further maps the refresh
- 3 memory to the dedicated memory.

- 1 17. The computer system of claim 15, wherein the memory controller copies the color
- 2 data at pre-determined intervals.

1

- 1 18. The computer system of claim 15, wherein the memory controller copies the color
- 2 data when an entire frame of color data is ready for display.

1

- 1 19. The computer system of claim 15, wherein the memory controller further
- 2 partitions the address space for the color buffer into a third logical buffer, designates the
- 3 third logical buffer as a transfer memory and copies the color data from the transfer
- 4 memory to the refresh memory in lieu of copying the color data from the frame-
- 5 preparation memory.

1

- 20. The computer system of claim 19, wherein the memory controller further switches
- 2 the designations of the logical buffers by connecting the logical buffer currently
- 3 designated as the frame-preparation memory to the display system and by connecting the
- 4 logical buffer currently designated as the transfer memory to the graphics subsystem.

1

- 1 21. The unified memory architecture of claim 7, wherein the memory controller
- 2 switches the designations of the logical buffers when an entire frame of color data is
- 3 ready for display in the logical buffer currently designated as the frame-preparation
- 4 memory.

ABSTRACT OF THE DISCLOSURE

A display color buffer in a unified memory architecture is decoupled from main memory by partitioning the address space for the color buffer into a frame-preparation memory accessed by a graphics subsystem at a frame rate to prepare color data and a refresh memory that is accessed by a display device at a refresh rate to display the color data. The color data is periodically transferred between the frame-preparation memory and the refresh memory, or when a frame of color data is ready for display.





FIG. 1







FIG. 3






FIG. 5




FIG. 6




FIG. 7

Attorney's Docket No.: 004860.P2438 Patent

DECLARATION AND POWER OF ATTORNEY FOR PATENT APPLICATION

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below, next to my name.

I believe I am the original, first, and sole inventor (if only one name is listed below) or an original, first, and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

DECOUPLING A COLOR BUFFER FROM MAIN MEMORY

the specification	n of which		
_X	is attached hereto. was filed on	as	
	United States Application Nu or PCT International Applica	umber tion Number	
	and was amended on	(if applicable)	

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claim(s), as amended by any amendment referred to above. I do not know and do not believe that the claimed invention was ever known or used in the United States of America before my invention thereof, or patented or described in any printed publication in any country before my invention thereof or more than one year prior to this application, that the same was not in public use or on sale in the United States of America more than one year prior to this application, and that the invention has not been patented or made the subject of an inventor's certificate issued before the date of this application in any country foreign to the United States of America on an application filed by me or my legal representatives or assigns more than twelve months (for a utility patent application) or six months (for a design patent application) prior to this application.

I acknowledge the duty to disclose all information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56.

I hereby claim foreign priority benefits under Title 35, United States Code, Section 119(a)-(d), of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

Prior Foreign Application(s)			Priority <u>Claimed</u>	
(Number)	(Country)	(Day/Month/Year Filed)	Yes	No
(Number)	(Country)	(Day/Month/Year Filed)	Yes	No
(Number)	(Country)	(Day/Month/Year Filed)	Yes	No
I hereby claim the benefit u provisional application(s) lis		Code, Section 119(e) of any	United S	States
(Application Number)	Filing Date			
(Application Number)	Filing Date	<u> </u>		
of Title 35, United States C known to me to be material	ode, Section 112, I acknow I to patentability as defined e available between the fili	in the manner provided by the vledge the duty to disclose all in Title 37, Code of Federal I ng date of the prior application	l informa Regulatio	tion ons,
(Application Number)	Filing Date	(Status patented pending,		ned)
(Application Number)	Filing Date	(Status patented pending,		ned)
part of this document) as n	ny respective patent attorn i, to prosecute this applicat	reto (which is incorporated by eys and patent agents, with fu ion and to transact all busine	ull power	of
Send correspondence to	Sheryl Sue Holloway (Name of Attorney or Ag		_OFF, T	AYLOR &
telephone calls to She	shire Boulevard 7th Floo	r, Los Angeles, California 9	0025 and	d direct

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full Name of Sole/First Inventor Sara Ruhina Biyaban	i
Inventor's Signature Sara R.B. jubanin	Date6/7/00
Residence <u>Sunnyvale, California</u>	Citizenship United States
(City, State)	(Country)
Post Office Address 1339 Selo Drive Sunnyvale, CA 94087	

APPENDIX A

William E. Alford, Reg. No. 37,764; Farzad E. Amini, Reg. No. P42,261; Aloysius T. C. AuYeung, Reg. No. 35,432; William Thomas Babbitt, Reg. No. 39,591; Carol F. Barry, Reg. No. 41,600; Jordan Michael Becker, Reg. No. 39,602; Bradley J. Bereznak, Reg. No. 33,474; Michael A. Bernadicou, Reg. No. 35,934; Roger W. Blakely, Jr., Reg. No. 25,831; Gregory D. Caldwell, Reg. No. 39,926; Ronald C. Card, Reg. No. 44,587; Andrew C. Chen, Reg. No. 43,544; Thomas M. Coester, Reg. No. 39,637; Alin Corie, Reg. No. P46.244: Dennis M. deGuzman, Reg. No. 41,702; Stephen M. De Klerk, under 37 C.F.R. § 10.9(b); Michael Anthony DeSanctis, Reg. No. 39,957; Daniel M. De Vos, Reg. No. 37,813; Robert Andrew Diehl, Reg. No. 40,992; Sanjeet Dutta, Reg. No. P46,145; Matthew C. Fagan, Reg. No. 37,542; Tarek N. Fahmi, Reg. No. 41,402; Paramita Ghosh, Reg. No. 42,806; James Y. Go, Reg. No. 40,621; James A. Henry, Reg. No. 41,064; Willmore F. Holbrow III, Reg. No. P41,845; Sheryl Sue Holloway, Reg. No. 37,850; George W Hoover II, Reg. No. 32,992; Eric S. Hyman, Reg. No. 30,139; William W. Kidd, Reg. No. 31,772; Sang Hui Kim, Reg. No. 40,450; Eric T. King, Reg. No. 44,188; Erica W. Kuo, Reg. No. 42,775; Kurt P. Leyendecker, Reg. No. 42,799; Michael J. Mallie, Reg. No. 36,591; Andre L. Marais, under 37 C.F.R. § 10.9(b); Paul A. Mendonsa, Reg. No. 42,879; Darren J. Milliken, Reg. 42,004; Lisa A. Norris, Reg. No. 44,976; Chun M. Ng, Reg. No. 36,878; Thien T. Nguyen, Reg. No. 43,835; Thinh V. Nguyen, Reg. No. 42,034; Dennis A. Nicholls, Reg. No. 42,036; Daniel E. Ovanezian, Reg. No. 41,236; Marina Portnova, Reg. No. 45,750; Babak Rediaian, Reg. No. 42,096; William F. Ryann, Reg. 44,313; James H. Salter, Reg. No. 35,668; William W. Schaal, Reg. No. 39,018; James C. Scheller, Reg. No. 31,195; Jeffrey Sam Smith, Reg. No. 39,377; Maria McCormack Sobrino, Reg. No. 31,639; Stanley W. Sokoloff, Reg. No. 25,128; Judith A. Szepesi, Reg. No. 39,393; Vincent P. Tassinari, Reg. No. 42,179; Edwin H. Taylor, Reg. No. 25,129; John F. Travis, Reg. No. 43,203; George G. C. Tseng, Reg. No. 41,355; Joseph A. Twarowski, Reg. No. 42,191; Lester J. Vincent, Reg. No. 31,460; Glenn E. Von Tersch, Reg. No. 41,364; John Patrick Ward, Reg. No. 40,216; Mark L. Watson, Reg. No. P46,322; Thomas C. Webster, Reg. No. P46,154; Charles T. J. Weigell, Reg. No. 43,398; Kirk D. Williams, Reg. No. 42,229; James M. Wu, Reg. No. 45,241; Steven D. Yates, Reg. No. 42,242; and Norman Zafman, Reg. No. 26,250; my patent attorneys, and Justin M. Dillon, Reg. No. 42,486; my patent agent, of BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP, with offices located at 12400 Wilshire Boulevard, 7th Floor, Los Angeles, California 90025, telephone (310) 207-3800, and James R. Thein, Reg. No. 31,710, my patent attorney.

APPENDIX B

Title 37, Code of Federal Regulations, Section 1.56 Duty to Disclose Information Material to Patentability

- (a) A patent by its very nature is affected with a public interest. The public interest is best served, and the most effective patent examination occurs when, at the time an application is being examined, the Office is aware of and evaluates the teachings of all information material to patentability. Each individual associated with the filing and prosecution of a patent application has a duty of candor and good faith in dealing with the Office, which includes a duty to disclose to the Office all information known to that individual to be material to patentability as defined in this section. The duty to disclosure information exists with respect to each pending claim until the claim is cancelled or withdrawn from consideration, or the application becomes abandoned. Information material to the patentability of a claim that is cancelled or withdrawn from consideration need not be submitted if the information is not material to the patentability of any claim remaining under consideration in the application. There is no duty to submit information which is not material to the patentability of any existing claim. The duty to disclosure all information known to be material to patentability is deemed to be satisfied if all information known to be material to patentability of any claim issued in a patent was cited by the Office or submitted to the Office in the manner prescribed by §§1.97(b)-(d) and 1.98. However, no patent will be granted on an application in connection with which fraud on the Office was practiced or attempted or the duty of disclosure was violated through bad faith or intentional misconduct. The Office encourages applicants to carefully examine:
 - (1) Prior art cited in search reports of a foreign patent office in a counterpart application, and
- (2) The closest information over which individuals associated with the filing or prosecution of a patent application believe any pending claim patentably defines, to make sure that any material information contained therein is disclosed to the Office.
- (b) Under this section, information is material to patentability when it is not cumulative to information already of record or being made or record in the application, and
- (1) It establishes, by itself or in combination with other information, a prima facie case of unpatentability of a claim; or
 - (2) It refutes, or is inconsistent with, a position the applicant takes in:
 - (i) Opposing an argument of unpatentability relied on by the Office, or
 - (ii) Asserting an argument of patentability.

A prima facie case of unpatentability is established when the information compels a conclusion that a claim is unpatentable under the preponderance of evidence, burden-of-proof standard, giving each term in the claim its broadest reasonable construction consistent with the specification, and before any consideration is given to evidence which may be submitted in an attempt to establish a contrary conclusion of patentability.

- (c) Individuals associated with the filing or prosecution of a patent application within the meaning of this section are:
 - (1) Each inventor named in the application;
 - (2) Each attorney or agent who prepares or prosecutes the application; and
- (3) Every other person who is substantively involved in the preparation or prosecution of the application and who is associated with the inventor, with the assignee or with anyone to whom there is an obligation to assign the application.
- (d) Individuals other than the attorney, agent or inventor may comply with this section by disclosing information to the attorney, agent, or inventor.